Chicago Repair and Replacement Parts Network   >   By County   >   Will County   >   Household goods parts   >   New on MC100LVEL14 3.3V ecl 1:5 clock distribution chip

New on MC100LVEL14 3.3V ecl 1:5 clock distribution chip


New on MC100LVEL14 3.3V ecl 1:5 clock distribution chip
MC100LVEL14 3.3V ECL 1:5 Clock Distribution Chip
The MC100LVEL14 is a low skew 1:5 clock distribution chip
designed explicitly for low skew clock distribution applications. The
device can be driven by either a differential or single-ended ECL or, if
positive power supplies are used, PECL input signal. The LVEL14 is
functionally and pin compatible with the EL14 but is designed to
operate in ECL or PECL mode for a voltage supply range of 3.0 V to 3.8 V ( or 3.0 V to 3.8 V).
The LVEL14 features a multiplexed clock input to allow for the
distribution of a lower speed scan or test clock along with the high speed
system clock. When LOW (or left open and pulled LOW by the input
pulldown resistor) the SEL pin will select the differential clock input.
The common enable (EN) is synchronous so that the outputs will only
be enabled/disabled when they are already in the LOW state. This
avoids any chance of generating a runt clock pulse when the device is
enabled/disabled as can happen with an asynchronous control. The
internal flip flop is clocked on the falling edge of the input clock,
therefore all associated specification limits are referenced to thenegative edge of the clock input.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB and
VCC via a 0.01 F capacitor and limit current sourcing or sinking to 0.5
mA. When not used, VBB should be left open.
ESD Protection: Human Body Model >2 kV
The 100 Series Contains Temperature Compensation
VCC = 3.0 V to 3.8 V with VEE = 0 V
VCC = 0 V with VEE = 3.0 V to 3.8 V
Internal Input Pulldown Resistors on CLK
Q Output will Default LOW with Inputs Open or at VEE
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
Flammability Rating: UL 94 V 0 @ 0.125 in,
Transistor Count = 303 devices
(New on MC100LVEL14 3.3V ecl 1:5 clock distribution chip was posted and is owned by: Rosanne Moses)
Contact: r-moses@chicagopartsnetwork.com (Rosanne Moses) (actual email hidden)
Contact r-moses@chicagopartsnetwork.com (Rosanne Moses) for more information.

Flag any violation to moderators committee

Your flagging message:




New on MC100LVEL14 3.3V ecl 1:5 clock distribution chip